



# How to build the multiplicity (Version 2)




# Multiplicity timing details



# Details of ASAD FPGA


## FPGA\_1 Simplified BLOCK DIAGRAM

Up to  $2 \cdot T_{drift}$  – step 40 ns  
(circular buffer with programmable length)



# Details of COBO FPGA

## FPGA\_2 Simplified BLOCK DIAGRAM



# Details of MUTANT FPGA

## FPGA\_3 Simplified BLOCK DIAGRAM

