User Tools

Site Tools


cobo_clocking

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
cobo_clocking [2014/05/22 09:30] – [Synchronization] abunimehcobo_clocking [2014/05/23 14:18] (current) – [CKR and CKW] abunimeh
Line 26: Line 26:
  
 ===== CKR and CKW ===== ===== CKR and CKW =====
-CKR and CKW are AGET chip Read and Write clocks. These clocks are passed from LMK04803B to an LVDS buffer on CoBo and sent over VHDCI cables to Asads. We have tested the communication with a 10 meter VHDCI cable with CKW running at 100MHz. The table below lists the trace lengths on the PCB. AS* are the signals from the LMK04803B to the LVDS buffer, CK* (shorter traces) are the signals from the LVDS buffer to the VHDCI connector.+CKR and CKW are AGET chip Read and Write clocks. These clocks are passed from LMK04803B to an LVDS buffer on CoBo and sent over VHDCI cables to Asads. We have tested the communication with a 10 meter VHDCI cable with CKW running at 100MHz (For longer cables consider setting JP9 to 1-2). The table below lists the trace lengths on the PCB. AS* are the signals from the LMK04803B to the LVDS buffer, CK* (shorter traces) are the signals from the LVDS buffer to the VHDCI connector.
  
 {{ ::ck_buffers.png?500 |}} {{ ::ck_buffers.png?500 |}}
cobo_clocking.1400765423.txt.gz · Last modified: 2014/05/22 09:30 by abunimeh