Phillips Scientific

16 Channe Peak ADC

CAMAC MODEL

FEATURES

- The Model 7164 has LEMO inputs
- The Model 7164H has Differential Header Inputs
- Less Than 7.2 µSec Conversion and Processing Time
- 12-Bit Dynamic Range, Resolution to 1 mV/Count
- Accepts Unipolar and Bipolar Input Pulse Shapes
- Programmable Pedestal Correction
- * Sparse Data Scan with Lower and Upper Threshold Cuts
- Fast CLEAR and Common GATE Window
- Built-in Test Features Check ADC and Digitization

DESCRIPTION

The Model 7164 PEAK ADC implements 16 channels of Peak Detect and followed by a digital processing section and CAMAC interface in a single width C+ | AC module. To minimize data readout time, the ADC performs a sparse data function Channels can be individually programmed with pedestal correction and both lowe nd upper level thresholds. Digitization starts following release of the Common ΤE input. It may be delayed by a user-programmable amount to allow time for deriv I on of fast CLEAR signals before digitization starts.

Channels that meet the sparsification requirements will have corresponding lits set in the Hit Register. Subsequent events will be ignored until the Hit Regist is cleared either by completing a sparse read of the module or via front panel ast CLEAR or CAMAC Clear commands.

ANALOG INPUTS

Unless otherwise noted, specifications are for single-ended 4.096 Volts full 11 ale and 50 ohm input impedance. Consult factory for available optional ranges it to ±10V full scale and input impedance up to 1K ohm.

Voltage Compliance

: ±20mV to ±4.096 Volts; Either positive, negative o. ue differential; (Specify when ordering).

Signal Shape

: Any typical pulse shapes encountered in nulpar physics: Unipolar, Bipolar or Tripolar, Risetimes vi hin

the range of 50nSec to 50µSec.

Input Impedance

Single Ended : 51 ohm ±2%, direct coupled. : 102 ohm ±2%, direct coupled.

Differential

: 4.096V full scale, 1mV/Count. ±2%, 12-bit Range.

Dynamic Range Input Offset

: 0 to 2mV, (40μAmp) maximum; (20μAmp Differentia

Slew Rate


: 80Volt/µSec.

Stability Gain & Pedestal

: Better than 100µV/°C between 0 °C to 60 °C.

Droop

: Less than 50µV/µSec.



CLEAR, GATE and TEST INPUTS

LEMO Inputs (7164)

: NIM logic levels; 2 connectors per input to facil, te daisy chaining. Input impedance 5.1K ohm; 50 ohm terminate the last n | dule in chain.

ECL Inputs (7164H)

: Differential ECL logic levels; 2 pairs per input to facilitate daisy chaining; terminate at end of chain with 110 ohm.

Common GATE Input

: Common to all channels; 50nSec to 50µSec; si uld precede the voltage peak by 20nSec minimum; no dependence on position of analog event within gate. Processing of events begins at end of GATE p_{\perp} se.

CLEAR Input

: Common to all channels, accepts 10nSec or greate input width.

Clear Settling Time

: Less than 850nSec to within one count.

Clear Function

: Timing assumes no conversion delay, causing dilization to start typically 600nSec after trailing edge of GATE.

(End of Gate - 700nSec) < t_{CLR} < Start of digiti. | tion: Resets front ends,

aborts digitization cycle.

 t_{clr} > Start of digitization: No effect on front ends | digitization.

TEST Input

Leading edge causes a GATE and analog input to \(\)\ applied to all channels. Digitizes to approximately 1/4 full scale calibration NOT intended for precise calibration of the module.

BUSY Output

LEMO (7164) : Two paralleled LEMO connectors; Double-amplitude | egative NIM logic 32mA.

ECL (7164H) : Two pairs of double row pins; Differential ECL logic | vels.

Active from the trailing edge of common GATE until the Hit Register ins been cleared, explicitly by either the front panel CLEAR input or by one of the CAMAC clear completion of a sparse read function. The CLEAR input signal caus is BUSY to go active for 750nSec. The module will not recognize a new GATE while BUSY is active

mmands, or implicitly by

FRONT END PERFORMANCE

Linearity

Integral: Less than 3 counts over 10% to 90% of range.

Differential: Dithering disabled: Less than ±0.5LSB from 0 to 4 1 15 counts.

6-bit dithering: Less than ±0.06LSB from 64 to 40 \ counts. 7-bit dithering: Less than ±0.025LSB from 128 to 167 counts.

Crosstalk

: 1 LSB maximum between adjacent channels opera 1 within range.

Conversion Time

7.2 µSec maximum; No conversion delay inserted.

Conversion Delay : Digitization begins 600nSec after trailing edge (| GATE to allow time for settling and for accepting fast CLEAR signals. Digitation may be delayed by 0 to 16μSec in 62.5nSec increments with extern | jumpers. The increased delay may be used to allow a greater acceptance will dow for CLEAR signals.

Power Supply Requirements :

+ 6V @ 2.4 Amp typically - 6V @ 1.8 Amp typically

+24V @ 510 mA typically

Forced air cooling is recommended.

ADDITIONAL TEST FEATURES

Calibration Check : Simulates a Voltage/Gate sequence under CAMAC contilit to verify operation of the module. CAMAC selectable nominal 1/20 or 1/4 full scale calibration. Not intended for precise calibration of the module.

CAMAC Check: Loads a predetermined pattern to simulate the outputs | f the A/D converters. Useful for verifying the operation of the processing sectic | 3 of the module.

SPARSIFICATION and LAM OPERATION

Separate pedestals and upper and lower thresholds may be set for enabled using bits in the Control Register. Pedestals in signed 2's complete the data before threshold comparison. Bits in the Hit Register are set those channels whose pedestal corrected data falls within their upper enabled, LAM is set whenever a bit in the Hit Register is set. Sparse data in channels with bits set in the Hit Register, starting with the highest number are read, their Hit Register bits are reset. When the final channel has been

nch channel. They are nent format are added during digitization for d lower thresholds. If ads present only those 'channel. As channels ad LAM is reset.

DATA WORD FORMAT

16		13	12		1
	Channel ID		Cr	nannel Data	٦

CONTROL REGISTER FORMAT

16 9	8 4	3	2	Γ.	1
Conversion Delay (Read Only)	0	UT Enable	LT Enable	PŁ i	Enable

CAMAC DATAWAY OPERATIONS

- F(0) •A(X) : Read event data memory for Channel (X+1). Data word as de pribed above.
- **F(1)·A(X)** : Read the parameter memory pointed to by the most recent F17 operation for channel (X+1).
- F(4) •A(0) : Read Sparse Data. Only those channels with data that falls ∷tween the upper and lower thresholds are read, starting with the highest number channel. Reading an empty buffer returns Q false. Data word as described above.
- F(6) · A(0) : Read the Control Register. Format described above.
- **F(6) A(1)** : Read the Hit Register. Shows which channels' pedestal contacted data falls within their upper and lower thresholds.
- **F(8)** : Test LAM. A Q=1 response is generated if LAM is present and enabled. The address lines have no effect on this command.
- **Clear the Module. Resets front end, clears and disables L | 1, disables pedestals and thresholds. The address lines have no effect on this cor | nand.
- **F(10)** : Clear LAM. Occurs on S2 strobe. The address lines hie no effect on this command.
- F(11) ·A(0): Reset the Control Register. Occurs on S2 strobe.
- F(11) · A(1): Reset the Hit Register and LAM. No effect on data memory. \(\circ\) curs on S2 strobe.

CAMAC DATAWAY COMMANDS (continued)

operation.

F(11) ·A(2) : Reset the Test Register. Occurs on S2 strobe.

F(11) ·A(3) : Reset the Hit Register, LAM and data memory. Occurs : 1 S2 strobe.

F(16) · A(X) : Write to data memory for channel (X+1).

F(17) ·A(0) : Select the Pedestal Memory for the next F1 or F20 op∈ | ition.

F(17) ·A(1) : Select the Lower Threshold Memory for the next F1 or ∀0 operation.

F(17) · A(2) : Select the Upper Threshold Memory for the next F1 or 10 operation.

F(17) · A(4) : Select the Test Register for the next F20 operation.

F(19) ·A(0) : Set the Control Register bits. Format described above.

F(20)·A(X): Write the pedestal, upper or lower threshold for Chann | (X+1) as selected by the most recent F17 operation. Pedestal range is ±4095 hreshold ranges are 0 to 4095. Program the Test Register if it was selected by the most recent F17

A0 : Test pattern = 001001001(| 1 A1 : Test pattern = 010010010(| 0 A2 : Test pattern = 1001001001 | 0 A3 : Test pattern = 1111111111 | 1

F(23) · A(0) : Reset the Control Register bits. Format described about

F(24) : Disable LAM. Occurs on the S2 strobe. The address I → s have no effect on this command.

F(25) · A0 : Digital test. Initiates a data acquisition cycle using the value stored in the Test Register by the most recent F20 command.


F(25) · A1 : Test. Initiates a data acquisition cycle using a simula | d event of approximately 1/20 full scale applied to the front end.

F(25) · A2 : Test. Runs a data acquisition cycle using a simulated | ent of approximately 1/4 full scale applied to the front end.

F(26) : Enable LAM. Enables LAM on the S1 strobe. The addr | s lines have no effect on this command.

C, Z : Reset the front end, clear and disable the LAM, disable pedestal and thresholds and clear the Hit Register. Occurs on the S2 strobe.

I : Inhibits peak detector front end.



PROGRAMMING MANUAL FOR

THE MODELS

7164 / 7164H

7166 / 7166H

7167 / 7167H

7186 / 7186H

7187 / 7187H

PROGRAMMING MANUAL FOR MODELS

7164/7164H,

7166/7166H, 7167/7167H,

7186/7186H, AND 7187/7187H

1. CAMAC DATAWAY OPERATIONS

1.1 Writing Data

F(16)-A(X): Write to data memory for channel (X+1).

1.2 Reading Data

F(0)-A(X): Read event data memory for Channel (X+1). Data well contains pedestal corrected data and the channel number. Data is present regardless correction and is read non-destructively.

F(4)-A(0): Read Sparse Data. Only those channels with data that fal: between the Upper and Lower Thresholds are read, starting with the highest numbered hannel. Each read presents the next channel on the hit list. As each channel is read, its bi 1 the Hit Register is reset. Reading an empty buffer returns Q false, X true.

16	13	12	1
Cha	nnel #	Channel Data	

Channel Data Format

1.3 Set the Control Register

F(19)-A(0)-D(X): Selectively enable the Pedestal, Upper and Low Thresholds for all channels.

D1=1 Enable the Pedestals

D2=1 Enable the Lower Thresholds

D3=1 Enable the Upper Thresholds

D4 to D15 = 1 No Action

1.4 Reset the Control Register

F(23)-A(0)-D(X): Selectively disable the Pedestal, Upper and Low | Thresholds for all channels.

D1=1 Disable the Pedestals

D2=1 Disable the Lower Thresholds

D3=1 Disable the Upper Thresholds

D4 to D15 = 1 No Action


1.5 Read the Control Register

F(6)-A(0): Read the control register. This tells which of the Pedestal Lower Threshold are enabled, as well as the programming of the Conve

Jpper Threshold or ion Delay.

16 👬 🐪 🎎 🦠	8 4 4 4 4 4	<i>₹1,24</i> =3 255	###2 1
MSB Delay Time LSB	FFE 0 FIRST	≇UT Enabled	LT Enable

Control Register Data Format



1.6 Read the Hit Register

F(6)-A(1): Read the Hit Register. Shows which channels' pedestal contected data fall within their Upper and Lower Thresholds. A 1 in any position indicates the channel has passed sparsification. For example, 0100 0010 0000 1001 shows that data on trainels 1, 4, 10, and 15 have passed sparsification. These are the channels which will be trained at using the sparse data read function (F4).

16	1
Channel 16	Channel 1

Hit Register Data Format

1.7 Read and Write the Parameter Memory

Signed two's complement arithmetic is used. Pedestals occupy 13 11 s giving a range of -4096 (\$1000) to +4095 (\$0FFF). Thresholds are 12 bits, ranging from 1 to 4095.

1.7.1 Select the Parameter

 $\overline{F(17)}$ -A(0): Select the Pedestal Memory for the next F1 or F2(peration.

F(17)-A(1): Select the Lower Threshold Memory for the next or F20 operation.

F(17)-A(2): Select the Upper Threshold Memory for the next 1 or F20 operation.

1.7.2 Write the Data

F(20)-A(X): Write the Pedestal, Upper or Lower Threshold in Channel (X+1) as selected by the most recent F17 operation.

1.7.3 Read the Data

F(1)-A(X): Read the Parameter Memory pointed to by 11: most recent F17 operation for channel (X+1).

1.8 Test Functions

1.8.1 Run a Test from fhe Test Registers

1.8.1.1 Select a Pattern

1.8.1.1.1 Select the Test Registers

F(17)-A(4): Select the Test Register for the 1 ext F20 operation.

1.8.1.1.2 Select a Pattern

F(20)-A(X): Program the Test Register if was selected by the most recent F17 operation.

X	Pattern
0	001001001001
1	010010010010
2	100100100100
3	1111111111111

1.8.1.2 Run A Test

F(25) A0: Digital test. Initiates a data acquisition stored in the Test Register by the most recent F20 co

cle using the value

1.8.2 Run A Front End Full Scale Test

Models 7166/7166H, 7167/7167H, 7186/7186H and 7187/7: | 7H

F(25)-A1: Initiates a data acquisition cycle using a simulated ϵ int of approximately 1/3 full scale applied to the front end.

F(25)-A2: Initiates a data acquisition cycle using a simulated ϵ int of approximately 2/3 full scale applied to the front end.

Model 7164/7164H

F(25)-A1: Initiates a data acquisition cycle using a simulated ϵ_1 :nt of approximately 1/20 full scale applied to the front end.

F(25)-A2: Initiates a data acquisition cycle using a simulated ϵ_{\perp} int of approximately 1/4 full scale applied to the front end.

1.9 LAM

LAM is set during digitization when pedestal corrected data for at 1: st one channel falls between that channel's Upper and Lower Thresholds.

F(24): Disable LAM. Occurs on the S2 strobe. The address lines 11 ve no effect on this command.

F(26): Enable LAM. Enables LAM on the S1 strobe. The address likes have no effect on this command.

F(8): Test LAM. A Q=1 response is generated if LAM is present and | labled. The address lines have no effect on this command.

F(10): Clear LAM. Occurs on S2 strobe. The address lines have no elixt on this command.

1.10 Resets

F(9): Clear the Module. Resets front end, clears and disables LAM, | sables pedestals and thresholds. The address lines have no effect on this command.

F(11)-A(0): Reset the Control Register. Occurs on S2 strobe.

F(11)-A(1): Reset the Hit Register and LAM. No effect on data me | ory. Occurs on S2 strobe.

F(11)-A(2): Reset the Test Register. Occurs on S2 strobe.

F(11)-A(3): Reset the Hit Register, LAM and data memory. Occurs or 2 strobe.

2. CAMAC NON-DATAWAY COMMANDS

C, Z: Reset the front end, clear and disable the LAM, disable pedestal and thr | nolds and clear the Hit Register. Occurs on the S2 strobe.

I: Inhibits front end functions.

INDEX

F(0)·A(X): Read event data memory, 1 F(1)·A(X): Read Parameter Memory, 2

F(4)·A(0): Read Sparse Data, 1

F(6)-A(0): Read the Control Register, 1

F(6)·A(1): Read the Hit Register, 2

F(8): Test LAM, 3

F(9): Clear the Module, 3

F(10): Clear LAM, 3

F(11)•A(0): Reset the Control Register, 3

F(11)-A(1): Reset the Hit Register and LAM, 3

F(11)·A(2): Reset the Test Register, 3

F(11)-A(3): Reset Hit Register, LAM and data memory, 3

F(16)-A(X): Write to data memory, 1

F(17)-A(0): Select the Pedestal Memory, 2

F(17)·A(1): Select the Lower Threshold Memory, 2

F(17)-A(2): Select the Upper Threshold Memory, 2

F(17)·A(4): Select Test Register, 2

F(19)-A(0)D-(X): Selectively enable Parameters, 1

F(20)·A(X): Program the Test Register, 2

F(20)-A(X): Write the Parameter Memory, 2

F(23)-A(0)D-(X): Selectively disable Parameter, 1

F(24): Disable LAM, 3

F(25)-A(0): Initiate digitization with Test Register, 2

F(25)-A(1): Initiate 1/3 full scale test., Model 7164/H 1/20 full scale, 3

F(25)-A(2): Initiate 2/3 full scale test., Model 7164/H 1/4 full scale, 3

F(26): Enable LAM, 3


PROGRM.MAN 01/23/97

APPENDIX A 7164 / 7164H PROGRAMMING

JUMPERS

7164 REAR JUMPER PROGREMING

CONVERSION DELAY TIME MULTIPLIER



VIEWED FROM TOP REAR OF N IDULE

